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Abstract—This paper presents a continuous-time fourth-order
band-pass Σ∆ Modulator for digitizing radio-frequency signals
in software-defined-radio mobile systems. The modulator archi-
tecture is made up of two resonators and a 16-level quantizer
in the feedforward path and a raised-cosine finite-impulsive-
response feedback DAC. The latter is implemented with a reduced
number of filter coefficients as compared to previous approaches,
which allows to increase the notch frequency programmability
from 0.0375fs to 0.25fs, while keeping stability and robustness
to circuit-element tolerances. These features are combined with
undersampling techniques to achieve an efficient and robust
digitization of 0.455-to-5GHz signals with scalable 8-to-15bit
effective resolution within 0.2-to-30MHz signal bandwidth, with
a reconfigurable 1-to-4GHz sampling frequency1.
I. INTRODUCTION
Future generations of Software-Defined-Radio (SDR)
transceivers will perform most of the signal processing in the
digital domain, thus allowing to increase the programmability
and adaptability to a large number of standards and operation
modes of the hand-held devices based on this technology. The
most critical key building block enabling such a technology
is the Analog-to-Digital Converter (ADC). This circuit should
be ideally placed at the antenna so that Radio Frequency (RF)
signals could be directly digitized, thus being processed in a
flexible way by running software on a Digital Signal Processor
(DSP) [1].
Unfortunately, the efficient implementation of SDR mobile
terminals is still far from a consumer product deployment,
mostly limited by the unfeasible power-hungry specifica-
tions required for the ADC. However, recent advances in
Continuous-Time (CT) Sigma-Delta Modulation (Σ∆M) tech-
niques – fueled by the continuous downscaling of CMOS pro-
cesses – are pushing RF digitization forward, taking significant
steps towards making SDR-based phones a reality [2]–[7].
The majority of reported RF digitizers are Band-Pass (BP)
CT-Σ∆Ms which include diverse strategies to reduce the re-
quired sampling frequency and mitigate the impact of interfer-
ence signals. Among others, some of the proposed techniques
are frequency-translation [8], out-of-band embedded filtering
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[5] and undersampling or subsampling [2], [3], [7], [9], [10].
The latter allows to digitize RF signals placed at fRF > fs/2
(with fs being the sampling frequency), while still keeping
high values of the OverSampling Ratio (OSR), since the signal
bandwidth is typically Bw  (fRF, fs) [9], [10].
The performance of undersampling Σ∆Ms is mainly de-
graded by two major limiting factors. One is the attenuation
of the RF alias signal in the Nyquist band and the other is
the reduction of the quality factor of the noise transfer func-
tion. These problems can be partially mitigated by combin-
ing Finite-Impulsive-Response (FIR) filters and raised-cosine
waveform for the Digital-to-Analog Converter (DAC) in the
feedback path of the modulator [7], [11], [12]. However, this
approach increases in practice the number of Σ∆M loop-filter
coefficients, with the subsequent penalty in terms of sensitivity
to technology process variations and limited range of notch
frequency programmability while keeping stable behavior.
This problem, which is aggravated as the loop-filter order
increases, is addressed in this paper by simplifying the imple-
mentation of undersampling CT BP-Σ∆Ms with raised-cosine
FIR DACs. The proposed architecture reduces the required
number of feedback paths and gain coefficients, while provid-
ing excess loop delay compensation and guaranteeing stability
and the equivalence with the corresponding Discrete-Time
(DT) system in a widely programmable range of 0.0375-to-
0.25fs notch frequencies. These features are put together and
applied to the system-level design of a fourth-order topology
with embedded 4-bit quantization intended for RF-to-Digital
conversion in SDR applications.
II. DESIGN CONSIDERATIONS OF RF Σ∆MS
Fig. 1 shows the conceptual block diagram of a SDR
receiver, where after being filtered and preamplified by the
LNA, RF signals are digitized by a CT BP-Σ∆M and most of
the signal processing is carried out by a DSP. The majority of
reported BP-Σ∆Ms use a fixed notch frequency, fn, and hence
a widely programmable frequency synthesizer is required to
place the in-coming signal within the passband of the BP-
Σ∆M. Alternatively, the design of the synthesizer can be
simplified if a reconfigurable BP-Σ∆Ms with tunable fn is
used instead [6].
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Fig. 1. Conceptual diagram of a SDR receiver based on a CT BP-Σ∆M.
A. Modulator Specifications
In order to find out the specifications of a BP-Σ∆M in
a SDR receiver like that shown in Fig. 1, a number of
wireless standards were considered, namely: GSM, EDGE,
GPRS, CMDA-2000, WCDMA, Bluetooth, WLAN (IEEE
802.11a/b/n), WiMAX and LTE. Handling all these operating
modes in the SDR of the system in Fig. 1 requires digitiz-
ing signals with carrier frequencies ranging from 0.455GHz
(CDMA-2000) to 5.093GHz (WiMAX) with channel band-
widths (Bw) varying from 0.2MHz (GSM) to 30MHz (LTE).
The calculation of the required Dynamic Range (DR) in-
volves considering the different ranges of input signals for
each standard, ranging from the minimum level (determined by
the standard sensitivity) to the strongest out-of-band blockers,
while satisfying the required Noise Figure (NF) and linearity.
As a case study, and considering a LNA with 15-dB gain, 3-
dB NF and an off/on chip blocker attenuation of 15dB, the
computation of the BP-Σ∆M effective resolution – beyond
the scope of this paper – yields to an scalable DR of 90dB to
50dB from Bw = 200kHz to Bw = 30MHz, respectively.
B. Benefits of Undersampling
The modulator requirements detailed above imposes very
aggressive specifications, particularly in terms of the sampling
frequencies required by the ADC. These requirements can be
relaxed by using undersampling techniques. To this end, let
us consider that RF signals with bandwidth, Bw, are located
at a given frequency, fRF, and they are processed in Fig. 1 by
a BP-Σ∆M working at fs. In terms of the carrier signal at
fRF, the signal is undersampled, since fs < 2fRF. However,
in terms of Bw, the modulating signal, which contains the
information, is oversampled since Bw  fs.
Therefore, the output spectrum of the BP-Σ∆M in Fig. 1
has a replica of the input (RF) signal with noise shaped at a
lower frequency, fn, given by [13]:
fn =
{
rem(fRF, fs) b 2fRFfs c is even
fs − rem(fRF, fs) b 2fRFfs c is odd
(1)
where rem(x, y) stands for the reminder of x/y. Note from
the above expression that in order to downconvert a RF signal
without overlapping, three conditions need to be fullfiled: (a)
fs > 2Bw (Nyquist theorem); (b) fn − Bw/2 > 0 and (c)
fn < fs − Bw/2. As an illustration, Table I shows several
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Fig. 2. Block diagram of the proposed undersampling CT BP-Σ∆M.
alternative values of fs and fn for different wireless standards
under consideration. Therefore, taking into account the three
mentioned conditions (a)-(c) and the whole range of fRF to be
covered by the undersampling BP-Σ∆M in Fig. 1, fs should
be programmable to the following values: 1, 2, 2.5 and 4GHz.
In addition, a widely programmable value of fn is required,
ranging from 0.0375fs to 0.237fs.
III. PROPOSED RF-TO-DIGITAL Σ∆M ARCHITECTURE
Fig. 2 shows the block diagram of the proposed CT BP-
Σ∆M. It consists of a fourth-order single-loop topology made
up of two resonators. In order to reduce the impact of alias
signal attenuation a raised cosine DAC has been used and
combined with half-delayed FIR based feedback loop in order
to increase the degrees of freedom in the synthesis process
when applying a DT-to-CT transformation method [11].
Two additional feedback paths, with gains c0 and c1, are
included to compensate for the excess loop delay error. The
latch driving the first compensation path, i.e. the path with
gain c0, has the opposite phase to the clock signals driv-
ing the quantizer and the other feedback paths. The second
compensation path is introduced with a full sampling-period
delay. This way, the modulator exhibits a full digital delay
between the quantizer output and main DAC inputs. Also a
minimum of one full delay does exist between the modulator
output to the input of the quantizer through both compensation
paths, which gives a full sampling-period delay margin for the
quantizer+DAC operation.
Compared to previous approaches of CT BP-Σ∆Ms based
on raised-cosine FIR feedback DACs [7], [11], the proposed
architecture uses a two-tap FIR structure instead of three-tap
TABLE I
ALTERNATIVES VALUES OF fn AND fs FOR DIFFERENT STANDARDS
Standard fRF (GHz) fs (GHz) fn (GHz) fn/fs
CDMA-450 0.455
0.25 0.045 0.18
0.50 0.045 0.09
2 0.455 0.28
GSM (850-MHz Band) 0.882 0.5 0.119 0.244 0.882 0.22
CDMA (2.14-GHz Band) 2.14 1 0.14 0.142 0.14 0.07
WiMax (5-GHz Band) 5.09
1.25 0.094 0.08
2.5 0.094 0.04
5 0.094 0.02
based implementation. For instance, the modulator in [11]
uses 16 feedback coefficients instead of only 6 coefficients
used in the proposed architecture. This simplification of the
loop-filter implementation results in an improvement of the
sensitivity of the modulator with respect to circuit-element
tolerances and mismatches. The latter is particularly critical in
SDR applications, since a high degree of tunability is required
to have a widely programmable notch frequency as stated in
previous section.
The modulator is synthesized in two steps. First, a DT BP-
Σ∆M is obtained from an equivalent Low-Pass (LP) system
which fulfills the required specifications. Second, a DT-to-CT
transformation is applied to obtain the desired CT system.
A. LP-to-BP Transformation
The desired fourth-order DT BP-Σ∆M is obtained by
applying the following transformation [14]:
z−1 → cos (2pifn)z
−1 − z−2
cos (2pifn)z−1 − 1 (2)
to a LP-Σ∆M which satisfies the required specifications in
terms of DR and Bw, for the different standards stated in
Section II. This way, applying the transformation in (2) to the
Noise Transfer Function (NTF) of a second-order LP-Σ∆M,
the desired NTF (z) is obtained for a fourth-order BP-Σ∆M
with center frequency at fn. Once the desired BP NTF (z) is
obtained, the loop filter transfer function, can be easily derived
as H(z) = 1− 1/NTF (z).
B. DT-to-CT Transformation
The loop-filter transfer function, H(s), of the CT BP-Σ∆M
is derived from the well-known DT-to-CT equivalence:
H(z) ≡ Z{L−1[H(s) ·HCOS-FIR-DAC(s)]} (3)
where Z(·) and L(·) denotes the Z-transform and L-transform
symbols and HCOS-FIR-DAC(s) is the transfer function of the
raised-cosine FIR-based DAC. As this DAC transfer function
uses half-delay, modified Z-transform is a more suitable
technique to compute (3) with delays which are not integral
multiples of the sampling time [11].
In order to calculate the modified Z-transform of (3), partial
fraction forms were considered for the different resonator
feedback paths including the unit delay in Fig. 2, expressed
as:
TFmuv (z) =
2∑
k=1
[
ak
(pk + z)k
+
a∗k
(p∗k + z)k
]
+
b1
z
+
b2
z2
(4)
where subscript mu,v denotes the different gains used in the
feedback paths, and u, v = 1, 2 and (pk, p∗k) stand for the
complex conjugate poles of the transfer function for a given
fn. Two additional terms, b1/z and b2/z2, result from the
mentioned partial form decomposition. These terms can be
cancelled out by the compensation feedback paths, with gains
c0 and c1. This way, applying superposition and replacing all
expressions of TFmuv (z) in (3), the modulator loop-filter co-
efficients, m1k, m2k and ck, with k = 0, 1, can be obtained for
all required values of fn. As an illustration, Table II shows the
values of ak and bk obtained from replacing TFmuv (z) in (3)
for fn = 0.2fs (p1 = p2 = −0.309± 0.95i, where i ≡
√−1).
In this case, the corresponding TFs for the compensation paths
are TFc0 = 2z
−1 and TFc1 = 2z
−2, and the resulting loop-
filter coefficients are m10 = 0.3, m11 = 0.53, m20 = 0.048,
m21 = 0.037, c0 = 0 and c1 = 0.25.
Following the same procedure, loop-filter coefficients can be
calculated for different values of fn as illustrated in Table III.
IV. SIMULATION RESULTS
Fig. 3 shows the output spectra for different cases of notch
frequencies corresponding to RF signals located at 0.44 GHz
(Fig. 3(a)), 2.14GHz (Fig. 3(b)) and 5.09GHz (Fig. 3(c)).
Combining undersampling techniques with reconfigurable fn,
the modulator is able to digitize RF signals lying within
the ranges 0.7875fs-to-fs, 1.7875fs-to-2fs, 2.7875fs-to-3fs,
3.7875fs-to-4fs, etc. The modulator can operate in a normal
operation, i.e. without using undersampling, with a variable
0.0375fs-to-0.25fs value of fn. This way, as illustrated in
Table I, a number of different signal frequencies and band-
widths in the range of Bw = 0.2-to-30MHz, can be handled
with an scalable 90-to-50dB SNR. As an illustration, Fig. 4
shows several SNR-versus-input level curves considering dif-
ferent cases of input signal bandwidths and notch frequencies
depicted in Fig. 3.
As stated in previous sections, one of the benefits of the
presented architecture is the reduced number of coefficients,
which is directly translated in a lower sensitivity to mismatch
and circuit-element tolerances. As an illustration of the ro-
bustness of the proposed Σ∆M, Fig. 5 shows the histogram
of SNR of a 150-run Monte Carlo simulation for CDMA-450
(Fig. 5(a)) and WiMAX (Fig. 5(b)) standards. In both cases
an standard deviation of 10% was considered in all loop-filter
coefficients. It can be shown how the SNR is degraded in
3-4dB in the worst cases.
TABLE II
VALUES OF ai , bi AND pi IN (4) FOR fn = 0.2fs
TFmuv a1 a2 b1 b2
TFm10 0.49± 0.35i 0 −1 0
TFm11 0.18± 0.58i 0 −0.43 −0.61
TFm20 −0.32± 0.12i 0.31± 0.22i 0.65 0
TFm21 0.39± 0.27i 0.38 0.78 0.11
TABLE III
LOOP-FILTER COEFFICIENTS FOR DIFFERENT VALUES OF fn/fs
Coefficient fn = 0.06fs fn = 0.15fs fn = 0.246fs
m10 −1.42 −0.91 3.13
m11 0 0.98 0.63
m20 −0.14 −0.17 −0.24
m21 −0.13 0.15 3.31
c0 −0.5 0.18 −0.22
c1 0 0.20 0
0 0.5 1 1.5 2
x 109
−150
−100
−50
0
M
ag
nit
ud
e 
(dB
)
Frequency (Hz)
 
 
(a)
0 1 2 3 4 5
x 108
−150
−100
−50
M
ag
nit
ud
e 
(dB
)
Frequency (Hz)
 
 
(b)
0 2 4 6 8 10 12 14
x 108
−150
−100
−50
M
ag
nit
ud
e 
(dB
)
Frequency (Hz)
 
 
(c)
Fig. 3. Modulator output spectra for different cases of fRF and fs: (a) fRF =
0.44GHz, fs = 1GHz (normal operation) (b) fRF = 2.14GHz, fs = 1GHz
and (c) fRF = 5.09GHz, fs = 2.5GHz (undersampling operation).
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Fig. 4. SNR versus input signal level for different input signals.
V. CONCLUSIONS
An improved implementation of an undersampling CT BP-
Σ∆Ms with raised-cosine FIR feedback DAC has been pre-
sented. The modulator architecture reduces the number of
loop-filter coefficients with respect to previous approaches,
which results in a larger robustness with respect to mismatch,
while keeping stability and a complete equivalence between
the discrete-time system and the continuous-time implemen-
tation. These advantages make the proposed modulator very
suited for RF digitization in next generation software-defined-
radio mobile systems.
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Fig. 5. Monte Carlo simulations for two different standards: (a) CDMA-450
(fRF = 0.44GHz) (b) WiMAX (fRF = 5.09GHz).
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